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Abstrdd 
This paper addresses the development of behavioral macro- 
models of differential drivers for the 'assessment of signal in- 
tegrity and electromagnetic compatibility effects in high-speed 
digital systems. The ohtained macromodek are readily imple- 
mented as SPICE-like subcircuts to be included in any circuit 
simulation environment. Accuracy and efficiency of macro- 
models are assessed by applying the proposed methodology to 
actual differential devices. 
1 INTKODUCTION 
Low Volrage Differential Signaling (LVDS) is going to estab- 
lish as the doininant standard for on-board and off-board high- 
performance data links [ I ,  2, 31. It allows extremely high data 
rates, on the order of one Gbps, along with reduced EM1 effects 
and reduced power absorption. 
In order to simulate the operation of LVDS link for the as- 
sessment of Sisnal Integrity (SI)  and ElectroMagnetic Compat- 
ibility (,EMC) problems, suitable behavioral models (.or macro- 
models:) of differential drivers and receivers are needed. To t h s  
aim, in this paper, we address the behavioral modeling ofLVDS 
differential driver output buffers. The proposed modeling pro- 
cedure exploits piecewise models and parametric relations in- 
troduced in [4] for single-ended devices, and is demonstrated 
by two modeling examples. 
2 DEVICE AND MODEL STKlJCTUKE 
The output buffers of LVDS drivers operate via current steer- 
ing techniques, as shown in Fig. I .  Two voltage controlled 
current source devices are used to provide the current sent to 
and drawn from resistor R, at receiver input terminals. When 
switches '4 are closed, i., is positive, whereas when switches B 
are closed i ,  is neeative and the voltage across receiver in- 
put terminals changes polarity. In actual applications, output 
buffers may contain matctung resistors across the output tcr- 
minals and control subcircuits to ensure proper output current 
and voltage values over possible process, supply voltage and 
temperature variations (e .g . .  see [9, IO,  1 I ]  for possible imple- 
mentations of coutrol circuits). 
In tixed logic state, the ideal LVDS output buffer of Fig. I can 
be considered as a three-terminal circuit element characterized 
by constitutive relations ofthe form (which we call submodels) 
( 1 1  
where N and L denote the HIGH and LOW logic state, respec- 
tively, and the output currents are allowed to be functions of 
both voltapes to rake into account variants or the buffer basic 
scheme with internal resistor and control circuits. I fusehl ,  the 
above constitutive relations can be expressed in terms of dif- 
feRnt variables obtained as linear combinations of port volt- 
ages L ' ~  and I ? .  A typiclll set of alternative variabks are the 
/.I = I 1 H ( l J L . U 2 )  i l  = / L L ( L ' I . C ? )  
i? = i ? H ( i ! 1 .  I,?) i? = Y?[~(II~. in) { '  i 
"I 
& 
Figure 1: Generic structure of a LVDS driver aiid its relevant 
electric variables. 
common mode voltage 11,: = - " " ~ " ' )  and the differential volt- 
age i!,i = (01 - 02). A complete macromodel describing state 
switching from steady state operation can be obtained by com- 
bining in a two-piece model the constitutive relations (,I I by 
means of time-varying weighting coefficients 
i l  = l L y H ( t ) i l H ( U , , C . , )  + u!1L(t)i,L(i?,>l!?) 
( 2 )  
where ii!,,~ and I L  = 1:2 are the weighting coefficients 
accounting for logic state transitions. Representation ( 2 )  ap- 
proximates the external device behavior including the informa- 
tion on state transitioiis without assumptions on the device in- 
ternal structure. The problem is then to devise suitable relations 
for the submodels of I I ) ,  to estimate their parameters and esti- 
mate the weigthing coefficients of (2) .  
A straightforward approach is to represent i , ) ~  and i n L  by 
a sum of a static mapping and a (possibly nonlinear) relation 
taking into account dynainic effects, as discussed in [4] for the 
case of single-ended devices. As an example, for i , z ~ ( ~ ! ,  , 112) 
such a representation is 
i? = i m H ( t . ) i ? H ( t , 1 . u ? )  + i m L ( f ) i . ? L ( i : I . m )  { 
i l H (  1!1, I??)  = > IH (I!, . U!) ?I,*( U1 . I!?. t )  
; ? H ( U I ,  L'?)  = i?H(l'l, 02) + 7 2 H ( l ! l .  l'?, t )  ( 3 )  
where i l ~  and >?H are the static characteristics of currents i ,  
and i? for the driver forced in the fixed HIGH logic state and  TI^ 
and I,H are the dynamic submodels. Similar equations occur 
for i ,L(a l .  1121 of(2.1. 
Owing to the well established theory of system identilica- 
tion for approxiillating the nonlinear dynamic behavior of U / -  
illo~t UTI! nonlinear dyndIIllcd1 system and the large availability 
{ 
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of methods for estimating model parameters, model represen- 
tations defined by nonlinear parametric relations can be el'fec- 
lively used for the dynamic terms in (3).  A complete review of 
possible representation can be found in [6]  
For those devices with dynamic behavior dominated by linear 
capacitive effects, as in the example devices considered in the 
paper, the dynamic terms in ( 3 )  can be replaced by linear para- 
metric models involving the derivative of port voltages ody, 
and funher simplified as follows. 
It is worth noting that the model representatinn defined by 
equations (1241 is reminiscent of models based on simplified 
equivalent circuits (e.g., see [I21 and [5]'). Such a representa- 
tion, however, is more general and does not significantly af- 
fect the complexity of the resulting macromodel. It approxi- 
mates a port constitutive relation and includes both static and 
dynamic coupling effects between the terminal variables with- 
out any specific assumption on the internal structure of device. 
Equation 4, has been written in terms of the equivalent capaci- 
tors CIH, C ~ H  and C I ~ H  as unknown variables of a parametric 
linear capacitive relation since this is the most common way for 
representing such a kind of behavior and can be replaced by an 
arbitrary nonlinear parametric model when this siniplified as- 
sumption is not met. 
Both the static mapping and the dynamic part can be esti- 
mated from currents caused by suitable test sources connected 
to driver output terminals, like in Pig. 2 .  The static mappings 
easily arise from steady state current values, whereas the dy- 
namic parts can be estimated from suitable transient responses 
(e.g.. those caused by large fast variations of sources of the es- 
timation setup of Fig. 2 ) .  Of course, the terminal voltage vari- 
ations applied by test sources should correspond to differential 
and common mode voltage variations within limits specified by 
the LVDS standard. Once suitable suhmodels are available for 
terminal currents in fixed logic states, the weighting coel'ficients 
of single up (0 1') and down (10 state transitions (basic weight- 
ing coefficients) can be obtainedvia linear inversionof(2) from 
voltage and current waveforms recorded during such transition 
events. Finally, for a specific logic activity ofthe device (e .g . ,  a 
bit stream 01001101011. , . ),theweightingcoefficientsare 
obtained by generating a sequence in time by juxtaposition of 
the basic weiehting coefficients of up and down transitions. 
3 AYPLICATION E-UMPLES 
In this Section, the proposed modeling approach is demon- 
strated on two different devices defined by detailed transistor- 
level models, which are assumed as the rt.ttlenc:e models here- 
after. All simulations are carried out by HSPICE and the ref- 
erence models are used to compute the responses needed for 
the estimation of macromodel parameters and for model valida- 
tions. Both examples are addressed by the model representation 
of141 and the obtained models are implemented as a SPICE-like 
suhcircuits by means of standard components. 
Example 1 The first modeled device is  the Fairchild FIN1001 
(I(& = i3.3. V) LVDS High Speed Differential Driver, whose 
I 
Figure 2: Common setup for both the estimation of the static 
characteristics and the dynamic behavior of the LVDS device 
ofFig. I in the HIGH logic state. 
HSPICE encrypted transistor-level model is available from the 
official wehsite www. fairchildsemi .corn. This device 
bahaves like a plain differential driver (see Fig. 1)  without in- 
ternal matching resistors or control mechanisms. 
For the macromodel estimation, both the static and the dy- 
namic parts of (4) are computed through the procedure dis- 
cussed in the previous Section. As an example, Fig. 3 shows 
the static characteristic i 1 ~ ( / ? 1  ~ ~ 2 ~ ) .  In order to facilitate the 
model implementation, the static characteristics i l ~  and i l ~ .  
that are known as sets of sampled DC curves, are approximated 
by suitable analytical expressions (,i.e., sigmoidal expansions in 
this case [6, 7, 81'). 
The estimation of the dynamic contribution is carried 
out by recastins 4 as a linear least square prohlem for 
{ C I H . C ~ H , C I ~ H }  and {CIL.C~,,CIU~,}. This is achieved 
by recording the device responses i l ( t )  and i.(t) while the 
driver is forced in the HIGH or LOW logic state and the ter- 
minals are connected to noise voltage sources as in Fig. 2. In 
this example, independent gaussian noise sources with mean 
value equal to the nominal common mode voltage (e.g.. 1.25 V) 
and small/amplitude srandard deviation (e.g., 10 mV) are used. 
In addition, the linearity of the dynamic contribution has been 
verified by applying noisy signals with amplitude on the order 
of the full voltage swing of :3X1 mV specified by the LVDS 
standard. The values estimated for the coefficients of the dy- 
namic part are { C I H . C " H . C ~ ? H }  = {1.65.I.fifj:0.125}pF 
and { C I L : C X , C ~ ~ L }  = {l.(ifi. I.f2.O.l0!J}pF. 'The weight- 
ing coefficients are computed as described in the previous Sec- 
tion, by means of switching experiments while the device is 
connected to a 100 Cl differential load resistor. 
In order to validate the macromodel, two different simulation 
test cases are considered. The first test circuit is composed of 
the modeled device driving a 60 51 differential resistor with a 
logic HIGH pulse. For this rest case, Fig. 4 shows the refer- 
ence and macromodel responses of the output terminal voltages 
u l ( t ) ,  u.(t) and o f the  differential voltage u d ( t ) .  
The second test circuit is composed of the modeled de- 
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Figure 3: Static characteristic I I H ( u I .  a) for the Example I 
driver forced in the HIGH logic state. 
Figure 4: Output port voltages ( t ) ,  u,( t )  (top panel) and dif- 
ferential voltage u, , ( f )  (.hottom panel) computed for the first lest 
circuit of Example 1 (see text). Solid line: reference, dashed 
line: macromodel. 
vice driving a coupled transmission line (differential mode 
impedance Z, = 50 Cl, common mode impedance Z,  = 100 (1, 
line length 0.15m) loaded by a 100C2 differential resistor with 
a logic HIGH pulse. For this test case, Fig. 5 shows the refer- 
ence and macromodel responses ofthe output terminal voltages 
ul(t.), u2(f.) andof the differentialvoltage c, , ( f ) .  
The accuraq of the proposed macromodel has been quan- 
tified by computing the timing error and the maximum relative 
voltage error. The timing error is defined as !he maximum delay 
between the reference and the macromodel differential voltage 
responses measured for the zero voltage crossing. For the two 
test cases illustrated in Figs. 4 and 5, the maximum timing error 
is 15ps. The maximumrelative voltaseerroris computed as the 
maximum error between the reference and macromodel voltage 
responses divided by the nominal voltage swill8 of :350 mV. For 
the previous validation cases, the maximum relative error turns 
out to he 5.4%. 
Finally, macromodel efficiency is assessed by the C.PU-time 
Figure 5 :  Output purl voltages u i ( t ) ,  m ( t )  (top panel) and dif- 
ferential voltage u,+(t) (hottom panel) computed for the sec- 
ond test circuit of Example I (see text). Solid line: reference, 
dashed line: macromodel. 
Tahle I :  CPU time and memory usage for the computation of 
the C U N ~ S  of Fig. 4 by means ofHSPICE. 
and memory usage required for circuit simulations. For the 
example device of this Section, 'Fah. I collects the figures of 
the efficiency comparison between the reference transistor-level 
model and the macromodel for the computation of the curves of 
Fig. 4. 
h l i m r  stages 
driving MU _ _ _  
Mirror stages 
,&wing MD - - -  
+ 
Figure 6: Control circuit for the example driver 2 
Example 2 The second modeled device i s  an idealized imple- 
mentation ofthe differential driver proposed in [9], that exploits 
a control mechanism to reduce the fluctuations of the common 
mode voltage (1,; around a reference voltage (e.g. .  1.25 V). Here, 
the mechanism is implemented hy the differential amplifier and 
c u m "  mirrors of Fig. 6, regulating the drain currents ol' MU 
and MD of Fig. 1. The probe voltage Vp is obtained hy a high re- 
sistance ( E  = 100 kQ) voltage divider connected to the output 
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terminals of Fig. I .  In this paper, Both the output stage of Fig. I 
and the control circuit of Fig. 6 are implemented in HSPICE 
and used as the reference model for Example 2. 
Figure 7 shows the static ChdractefiStic ; , i H ( I ! i ,  c:) i:VCISUS 
voltages uc and U<,)  for this device. According to the purpose 
of the control circuit, the variations of this characteristic versus 
uC is dominant, and, since uc = ( u l  + u p ) / 2 ,  the usual simpli- 
fication i l H ( o 1 :  02) = ; . l H ( i ! l )  does not hold. ‘The coefficients 
of the linear pan are estimated as in Example 1 and their values 
are { C ~ H . C ‘ ~ H . C I ~ : H }  = {0.563:0.5(j3,0.0fi3}pF. 
1.2502. 
> 
I.25- 
r 
1.24Y8- 
Figure 7: Static characteristic i l ~ ( u I :  c?) for the Example 2 
driver forced in the HIGH logic state. 
The validationtest for this example is devised to highlight the 
differences introduced by the control mechanism and to assess 
the accuracy of the proposed model even for devices with en- 
hanced features. The test circuit consists of the example driver 
forced in HIGH state and connected lo a differential load com- 
posed of a 100 Cl resistor in series with an independent voltage 
source. ‘The voltage source produces a pulse with 0.5 V ampli- 
tude and 100 ps transitions. The common mode voltage U, and 
load current waveforms predicted by using the reference and 
the estimated models in such a test circuit are shown in Fig. 8. 
The good agreement of the curves confirms the ability of model 
(4) to describe differential drivers with control mechanism and 
highlights the importance oftaking into account the dependence 
ofthe modeled currents on both output voltages. 
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